

SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES

<u>TCAD</u>

Aurora DFM WorkBench Davinci Medici Raphael Raphael-NES Silicon Early Access TSUPREM-4 Taurus-Device

Taurus-Lithography Taurus-OPC Taurus-Process Taurus-Topography Taurus-Visual Taurus-WorkBench


SYSTEMS PRODUCTS Raphael

Interconnect Analysis Software Product

Raphael is a collection of 2D and 3D field solvers and interfaces that provide the ability to obtain accurate interconnect models for different engineering needs. Given today's deep submicron process technologies, and increasing clock rates, interconnects fundamentally control the overa operating performance of high-speed systems. Interconnect structures must be fully and accura characterized to ensure on-chip signal integrity. Raphael satisfies this critical industry need by rigorously simulating the resistance, inductance and capacitance with its industry-standard field solvers and interfaces.


RAPHAEL KEY FEATURES:

- Analyze complex on-chip interconnect structures and the influence of process variation.
- Create a parasitic database for both foundries and designers to study the effect of desig rule change.
- Generate accurate capacitance rules for layout parameter extraction (LPE) tools.



RAPHAEL

Raphael is designed to simulate the electrical and thermal effects of today's complex on-chip interconnect. Through Raphael's easy-to-use graphical user interface (GUI), process technolog data are entered and the critical interconnect structures are automatically generated and characterized for capacitance. Following thousands of automated field-solver simulations, Raph gives the user the ability to conduct full regression analysis to create response surface models (RSM) representing interconnect parasitics.




The LPE AAM generates capacitance rules for Mentor xCalibre.

Additionally, capabilities are provided for characterizing structures extracted directly from the lassimulated by Taurus-Topography, Avant!'s product for simulating etch and deposition. Raphael provides the link between process/device engineers and IC designers/layout engineers for understanding the implications of interconnect technology. Process and device engineers who reaches the link process specifications and design rules when developing new technology, transfer parasitic information to designers via the Raphael Parasitic Database.

LPE AAM


The CAD engineers who supports interconnect parasitic extraction has the daunting task of providing accurate capacitance models for LPE tools. The LPE-AAM (Advanced Application Module) within Raphael automatically generates the capacitance models for such LPE tools as Mentor xCalibre and ICextract, and Cadence Dracula and Diva. The integration solution allows designers to obtain more accurate post-layout parameters for full chip and critical net analysis.




Critical structures are created automatically for field-solver simulations.

Raphael: Output Terminal						
jile Dutput						_
						T
Generic Str Actual Stru						
Carea 3.	453e-02					
Width	Spacing	Chottom	Ccoupli	Operimeter	Lateral	
8 000e-01 8 000e-01 8 000e-01 8 000e-01 8 000e-01 8 000e-01 8 000e-01 8 000e-01 8 000e-01 8 000e-01 1 700e-00 1 700e+00 1 700e+00 1 700e+00 1 700e+00 1 700e+00 2 600e+01 2 600e+00 2 600e+00	5.000e-01 3.000e-00 1.200e-00 1.200e-00 1.400e+00 2.000e+00 2.000e+00 2.000e+00 3.000e+00	5 500e-02 6 075a-02 6 075a-02 7 1056-02 7 1882e-02 8 244e-02 8 244e-02 8 244e-02 8 244e-02 9 163e-02 9 423e-02 9 423e-02 9 423e-02 9 049e-02 9 049e-02 9 049e-02 9 049e-02 9 049e-01 1 239e-01 1 204e-01 2 204e-01 2 204e-01 2 306e-01 1 306e-01 1 306e-01 2 307e-01 3 307	7.919e-02 6.226e-02 6.1251e-02 7.720e-02 7.720e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.914e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.924e-02 7.994	1 369e-02 1 655e-02 1 655e-02 2 172e-02 2 352e-02 2 352e-02 2 352e-02 2 097e-02 3 300e-02 3 300e-02 3 300e-02 1 397e-02 2 992e-02 2 992e-02 2 682e-02 2 897e-02 3 125e-02 3 2 267e-02 3 2 267e-0	4,751e-02 4,981e-02 5,121e-02 5,231e-02 5,231e-02 5,245e-02 5,245e-02 5,245e-02 5,245e-02 5,245e-02 5,245e-02 5,245e-02 5,149e-02 5,425e-02 5,425e-02 5,425e-02 5,425e-02 5,425e-02 5,965e-02 5,965e-02 5,967e-02 5,735e-02 6,773e-02 6,773e-02 6,571e-02	
			Close			


A capacitance table helps engineers study the effect of process or design rule change.




Two cross-over traces are only one of many structures that can be easily set up for simulation in entering only a few parameters.



A generated SPICE model for the cross-over structure





RAPHAEL PARASITICS DATABASE

The Raphael Parasitics Database is the enabling environment for generating parasitic capacita models. Raphael automatically characterizes the interconnect structures associated with differe process technologies. With this capability, engineers can reduce the time required to set up and simulations from several days or weeks to as little as a single day.

Using Raphael's GUI, engineers can easily generate capacitance tables and study the effect of process or design rule change. In addition, they can derive the regression equations through a built-in nonlinear optimization program.

COMPLEX ELECTRICAL AND THERMAL ANALYSIS

Raphael contains a collection of 2D and 3D Poisson field solvers to simulate resistance, inductance, capacitance, and potential, electric field, temperature, and current density distribution

The Taurus-Topography interface enables Raphael to easily account for topography effects wit an interconnect structure. Taurus-Topography is Avant!'s 2D and 3D deposition and etch simulthe output of which can be directly read by Raphael to compute the resistance and capacitance actual, instead of idealized, structures.

RAPHAEL INTERCONNECT LIBRARY AND SPICE MODEL GENERATION

With the Raphael Interconnect Library (RIL), you can easily set up, run and inspect a large num of different simulations. The library is composed of many typical geometries that represent com interconnect structures such as vias, pads and arrays of parallel traces. RIL allows the designe perform many simulations by setting up a table of input values. A typical run not only produces a lumped values for the resistance, capacitance and inductance, but also generates an associate lumped or distributed SPICE netlist.

SIMULATION FEATURES:

- Calculates capacitance, resistance, characteristic impedance, and potential, temperature and current density distributions.
- Simulates floating metals and anisotropic dielectrics.
- Solves Poisson's equation with automatic gridding.
- · Computes 3D resistance and inductance with skin effect by quasi-magnetostatic approa
- Finite difference method and boundary element method.

INTERFACES:

- IC layout GDSII files interface via Taurus-Layout for cell-level interconnect analysis.
- Taurus-Topography interface for post-fabrication simulation analysis.
- Avant! Star-RC, Mentor Graphics xCalibre and ICextract, Cadence Dracula and Diva interfaces for accurate full-chip post layout parameter extraction.

OUTPUTS:

- Lumped electrical elements for capacitance, resistance and inductance.
- SPICE equivalent circuit netlists for library structures.
- Distributions of potential, current density and temperature.
- RSM models from regression analysis.
- Capacitance rule files for LPE tools.

VISUALIZATION TOOLS:

- Taurus-Visual (1D, 2D and 3D graphics).
- DPLOT (2D and 3D graphics).

SYSTEM CONFIGURATION REQUIREMENTS:

- Platforms: Runs on UNIX workstations from DEC, Hewlett-Packard, IBM and Sun Microsystems.
- Memory: 64 MB.
- Disk Space: 120 MB.

About Avant! | Solutions & Products | Tech Support | Electronics Journal | Investor Relations | News | Community | EDA Mall Search | Sitemap | Contacts | Home

© 2001 Avant! Corporation. All rights reserved. Terms and Conditions